Wednesday, 31 October 2018

VCS_Commands


/************************************Compile-Time Options************************************/
-debug
Enables DVE and command line debugging option. This option does not enable line stepping. '
-debug_all
Enables command line debugging option including line stepping.
-debug-pp
Creates a VPD file (when used with the VCS system task $vcdpluson) and enables DVE for post-processing
 a design. Using -debug-pp can save compilation time by eliminating the overhead of compiling with -debug
and -debug_all.
-ucli
Forces runtime to go into UCLI mode by default Also see the following section, Runtime Options, for more information.
-gui
When used at compile time, starts DVE at runtime. Also see the following section, Runtime Options, for more
information. For a complete description of command line options, see the VCS User Guide and the VCS MX User Guide.


/**********************************Getting Started Runtime Options******************************/

-gui
Invokes DVE at runtime.
-ucli
Invokes the UCLI debugger command line if issued at runtime. Also see the previous section, Compile-Time Options,
 for more information.
-l logFilename
Captures simulation output, such as user input commands and responses to UCLI commands.
-i inputFilename
Reads interactive commands from a file, then switches to reading from standard command line input.
-k keyFilename
Writes interactive commands entered to keyFilename, which can be used by a later simv as -i inputFilename
 Starting DVE To start DVE, enter the -gui runtime option. For example, to run DVE with a VCS simulation, enter:
% simv -gui
The DVE Top Level Window appears displaying the Hierarchy Browser, Data Pane, Source Wndow, and Console.

 Note that to enable line stepping in your simulation, you must use the -debug_all compile-time option when
compiling your design.

No comments:

Post a Comment

What do 10 nm and 15 nm stand for in VLSI? nm=nano meter                     So, 10nm means in digital elections perspective the dist...

Design verification Engineer